Model (BFM) based on SystemC was designed. After evaluating the performance through the BFM based on SystemC, the proposed OCC-MPE is designed by using VerilogHDL. As a result of synthesizing with the TSMC 0.18μm, the gate count of each OCC-MPE is approximately 1978.95 with four processing nodes.
That occupies approximately 4.15% in the whole system, which means it takes up a relatively small amount.
Improved performance is expected with relatively small amounts of area increase if the OCC-MPE operated by the proposed algorithm is added to the MPSoC (Multi-Processor System on a Chip). [1] . 다. 이러한 전체 시스템을 구성하고 SoC-MPI [6] , TMD-MPI [7] 등의 현재 임베디드 MPI 연구들과 성 능 비교는 미래 연구로 진행할 계획이다.
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